SSO Noise is major concern for Power Integrity. It is necessary to understand and predict SSO performance. However, test data/models are inadequate and lead to over-design and poor design choices. Thorough characterization and modeling are necessary in order to properly assess and predict performance. Accurate modeling of the VDD droop, ground bounce, and PDN is now possible. Worst case prediction of SSO noise is now possible. This presentation discusses how.

You can download the presentation here - SSO Noise Effects in RTAX FPGAs

In modern electronic systems, the performance of FPGAs, CPUs, and other high-speed logic devices depends on the power distribution networks or PDNs that power these devices. Within these PDNs, power converters in the form of point-of-load regulators (POLs), voltage regulator modules (VRMs), dc-dc converters, and linear regulators play a crucial role. Yet, many engineers who develop these power converters may be unfamiliar with PDN concepts and how power converters affect PDN and system performance. In this three-part video series, Steve Sandler introduces three basic PDN concepts that developers of board-level power solutions need to understand.

Part 1: What Is PDN and Why It’s Important
In this 4-min. video, Steve Sandler explains what PDNs are and why they matter, particularly to developers of POLs and VRMs.

Part 2: Why It’s Important to Keep Impedance Flat
In this 6-min. segment, Steve discusses power converter output impedance and why designers of board-level power converters need to keep their output impedance curves flat.

Part 3: Impedance Matching Is Critical
In the last video, which runs 3 min., Steve explains why the output impedance of a power converter needs to be matched to the impedance of the PDN in which it is used.

Need Analysis?
WCCA for Class D, Commercial Space, and Cubesat Missions

Presentation given by Charles Hymowitz at the NASA NEPP Workshop on 9.11.14. Discusses the reasons for performing Worst Case Analysis, the issues the Testing as a substitute for WCCA and the application of TOR-2012(8960)-4
Introduction to Worst Case Circuit Analysis

Learn about worst case circuit analysis (WCCA) with this introductory presentation from AEi Systems.
SPICE Models Need Correlation to Measurements

Many SPICE models are available online that were created by IC and semiconductor manufacturers. Unfortunately, availability doesn't necessarily equal usability. The majority of these models have no documentation, or detailed description of the model's capabilities. More importantly, the limitations aren't discussed. This can leave you wondering what the model is and isn't good for and under which operating conditions is it valid. This presentation discusses the limitations of ‘free’ SPICE models found online.
Cheaper than in-house resources
  • Our full-time team of top engineers with focused backgrounds in reliability, design, WCCA, and test has all the required core competencies to perform with great efficiency.
  • We have a significant number of SPICE models already made. We have Parts Variability Databases. We have Radiation Data. Even if you have in-house resources, dealing with models and tolerances can take a significant amount of time. AEi Systems puts the money and time savings in your pocket as we do not charge extra for this valuable IP
  • Analysis is all we do; Keep your in-house designers doing what they do best.

Faster than in-house resources - ready to go

  • Our proprietary software tools, library of proven SPICE models, and our 20 years of analytical engineering experience keep your team ahead of schedule
  • No bias - We introduce "checks and balances" to your design process/SDRLs

How can we help you? Contact us for more specific information or a no-obligation quotation.